network_stuff:arista:arista
Differences
This shows you the differences between two versions of the page.
| Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
| network_stuff:arista:arista [2025/05/16 10:01] – jotasandoku | network_stuff:arista:arista [2025/10/04 20:42] (current) – [decoding the model code] jotasandoku | ||
|---|---|---|---|
| Line 1: | Line 1: | ||
| + | ** SWITCHES LINES ** | ||
| + | |||
| + | * **7050X3** - 48 x 25 G SFP28 + 8 x 100 G QSFP | ||
| + | * role: leaf / top-of-rack for dense 25 G servers and 100 G uplinks | ||
| + | * asic: Broadcom Trident3 | ||
| + | |||
| + | * **7060X5** - 32 x 400 G QSFP-DD (break-outs up to 2 x 800 G) | ||
| + | * role: 400 / 800 G spine for AI-ML clusters and hyperscale clouds | ||
| + | * asic: Broadcom Tomahawk5 | ||
| + | |||
| + | * **7060X4** - 32 x 400 G QSFP-DD | ||
| + | * role: 400 G super-spine or fan-out to 4 x 100 G | ||
| + | * asic: Broadcom Tomahawk4 | ||
| + | |||
| + | * **7130** - layer-1 matrix, 4 ns port-to-port, | ||
| + | * role: ultra-low-latency taps, matrix switches, time stamping | ||
| + | * asic: Xilinx UltraScale+ FPGA cross-point | ||
| + | |||
| + | * **7150** - ~350 ns L2/L3 forwarding | ||
| + | * role: high-frequency trading leaf or edge | ||
| + | * asic: Intel (Fulcrum) Alta FM6000 | ||
| + | |||
| + | * **7160-48TC6** - 48 x 10GBASE-T + 6 x 100 G QSFP | ||
| + | * role: high-density 10 G leaf or campus aggregation | ||
| + | * asic: Broadcom Trident3 with AlgoMatch | ||
| + | |||
| + | * **7170** - 32 / 64 x 100 G QSFP with P4-programmable pipeline | ||
| + | * role: telemetry, service chaining, packet engineering | ||
| + | * asic: Intel Barefoot Tofino | ||
| + | |||
| + | * **7280R3** - 32 x 100 G QSFP (deep buffer) | ||
| + | * role: universal leaf / edge router with internet-scale tables | ||
| + | * asic: Broadcom Jericho2 | ||
| + | |||
| + | * **7508R3** - modular, up to 288 x 400 G OSFP or QSFP-DD | ||
| + | * role: universal spine or data-centre core up to 230 Tbps | ||
| + | * asic: Broadcom Jericho2C+ | ||
| + | |||
| + | ===== decoding the model code ===== | ||
| + | |||
| + | * **number block** – family | ||
| + | * 70xx fixed switching | ||
| + | * 72xx deep-buffer fixed | ||
| + | * 75xx modular chassis | ||
| + | |||
| + | * **first letter** | ||
| + | * X - high-performance fixed (Trident / Tomahawk) | ||
| + | * R - deep-buffer routing (Jericho) | ||
| + | * S - scaled tables | ||
| + | |||
| + | * **port letters** (after the number) | ||
| + | * Q - 40 G QSFP+ | ||
| + | * C - 100 G QSFP28 (or 400 G QSFP-DD when paired with D) | ||
| + | * D - QSFP-DD 400 G | ||
| + | * O - OSFP 400 G | ||
| + | * Y - 25 G SFP28 | ||
| + | * T - 10GBASE-T copper | ||
| + | |||
| + | * **suffixes** | ||
| + | * A / F - airflow (A front-to-back, | ||
| + | * M - large memory for huge routing tables | ||
| + | * K - inline MACsec / crypto | ||
| + | * R3 - third hardware generation | ||
| + | |||
| + | |||
| + | ---- | ||
| + | |||
| + | |||
| __**ARISTA**__\\ | __**ARISTA**__\\ | ||
| To enable scp on the management vrf:\\ | To enable scp on the management vrf:\\ | ||
| Line 93: | Line 161: | ||
| ---- | ---- | ||
| - | |||
| - | SWITCHES LINE:\\ | ||
| - | * 7280R : 32 x 100G QSFP | ||
| - | * Universal leaf leaf. Fixed configuration. Up to 100G. ld5 | ||
| - | * 7508R3: modular | ||
| - | * For cloud design and datacenter | ||
| - | * 400G OSFP or QSFP-DD | ||
| - | * 7130 : L1 switches with optional FPGAs. As low latency as 4ns. | ||
| - | * 7150 : ultra low latency (400ns) | ||
| - | * 7160-48TC6 | ||
| - | * 48 x 10GBASE-T, 6 x 100G QSFP | ||
| - | |||
| Features: | Features: | ||
| Line 127: | Line 183: | ||
| * No CRC/FCS verification – errors propagate to the end host. | * No CRC/FCS verification – errors propagate to the end host. | ||
| * Risk of retransmission if frames are corrupted. | * Risk of retransmission if frames are corrupted. | ||
| - | * Not always viable with VOQ & crossbar fabrics due to internal queuing or HOL blocking. | + | * Not always viable with VOQ & crossbar fabrics due to internal queuing or HOL blocking. Virtual Output Queuing prevents head-of-line blocking by organizing separate queues for each destination at every input port. Crossbar fabrics create a matrix architecture where multiple inputs connect simultaneously to multiple outputs. Together, they enable high-throughput, |
| \\ | \\ | ||
| In HFT Environments | In HFT Environments | ||
| Line 222: | Line 278: | ||
| === LAYER 1 SWITCHING === | === LAYER 1 SWITCHING === | ||
| [[https:// | [[https:// | ||
| + | |||
| + | |||
| + | ---- | ||
| + | |||
| + | === configuration replace === | ||
| + | |||
| + | |||
| + | scp new.cfg admin@SW1:/ | ||
| + | ! ssh to the switch | ||
| + | dir flash: | ||
| + | copy running-config flash: | ||
| + | wr | ||
| + | reload in 10 ! failsafe | ||
| + | configure replace flash: | ||
| + | ! | ||
| + | ! wait until 9 mins to be sure not locked out due to routing reconverging down thee line! | ||
| + | reload cancel | ||
| + | ! configure replace flash: | ||
network_stuff/arista/arista.1747389665.txt.gz · Last modified: by jotasandoku
Page Tools
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Share Alike 4.0 International
